The simulation of a superconducting flux counting analog‐to‐digital (A/D) converter for advanced high‐speed signal processing systems is performed to investigate its performance and sensitivity. This report describes the algorithms and the results associated with simulating the whole sequence (count‐store‐readout‐reset‐count). Parameter sensitivities are also checked and optimized.