Lithography issues in fabricating high‐performance sub‐100‐nm channel metal–oxide semiconductor field effect transistors
作者:
D. P. Kern,
S. A. Rishton,
T. H. P. Chang,
G. A. Sai‐Halasz,
M. R. Wordeman,
E. Ganin,
期刊:
Journal of Vacuum Science&Technology B: Microelectronics Processing and Phenomena
(AIP Available online 1988)
卷期:
Volume 6,
issue 6
页码: 1836-1840
ISSN:0734-211X
年代: 1988
DOI:10.1116/1.584181
出版商: American Vacuum Society
关键词: DESIGN;FABRICATION;PERFORMANCE;PMMA;MOSFET;LOW TEMPERATURE;SWITCHING;ION BEAMS;ETCHING;LITHOGRAPHY;MASKING;ELECTRON BEAMS;ELECTRICAL PROPERTIES
数据来源: AIP
摘要:
Specific issues related to achieving high device performance in extremely small channel length field effect transistor circuits are discussed. Ultrahigh resolution electron beam lithography is needed to obtain the ultrashort channels which are key for fast devices, and for the important gate area, double‐layer poly(methylmethacrylate) for lift‐off of a metal reactive ion etching mask has proven to be a suitable technique. Good level to level overlay and dimensional control in the contact process allow miniaturization of all device elements, in particular, reduction of the distance between source/drain contacts and optimization of the contact size and geometry. These are key factors in minimizing parasitic effects. The design considerations are discussed and the fabrication techniques are described which resulted in devices with a maximum measured transconductance of 910 mS/mm at 77 K for a 70‐nm gate device, exhibiting the clearest evidence so far for electron velocity overshoot, and unloaded ring oscillators with 13‐ps switching time per stage.
点击下载:
PDF
(620KB)
返 回