Two algorithms are proposed for m.o.s.i.c. layout: corner-point co-ordinate calculation and circuit diagram reconstruction. A layout sketch, the geometrical roles and transistor channel dimensions are input data for the co-ordinate calculation. In the minimisation of chip area, difficulties posed by the many independent variables are overcome by solving two linear optimisation problems.