Plasma deposited SiO2for planar self‐aligned gate metal–insulator–semiconductor field effect transistors on semi‐insulating InP
作者:
Charles N. Tabory,
Paul G. Young,
Edwyn D. Smith,
Samuel A. Alterovitz,
期刊:
Journal of Vacuum Science&Technology B: Microelectronics and Nanometer Structures Processing, Measurement, and Phenomena
(AIP Available online 1994)
卷期:
Volume 12,
issue 1
页码: 130-133
ISSN:1071-1023
年代: 1994
DOI:10.1116/1.587169
出版商: American Vacuum Society
关键词: MISFET;FABRICATION;SILICON OXIDES;CVD;PLASMA;PHOSPHORUS ADDITIONS;ANNEALING;TEMPERATURE RANGE 0400−1000 K;TEMPERATURE RANGE 1000−4000 K;IV CHARACTERISTIC;CV CHARACTERISTIC;InP;SiO2:P
数据来源: AIP
摘要:
Metal–insulator–semiconductor (MIS) field effect transistors were fabricated on InP substrates using a planar self‐aligned gate process. A 700–1000 Å gate insulator of SiO2doped with phosphorus was deposited by a direct plasma enhanced chemical vapor deposition at 400 mTorr, 275 °C, 5 W, and power density of 8.5 mW/cm2. High frequency capacitance–voltage measurements were taken on MIS capacitors which have been subjected to a 700 °C anneal and an interface state density of 1×1011/eV cm2was found. Current–voltage measurements of the capacitors show a breakdown voltage of 107V/cm and a insulator resistivity of 1014Ω cm. Transistors were fabricated on semi‐insulating InP using a standard planar self‐aligned gate process in which the gate insulator was subjected to an ion implantation activation anneal of 700 °C. MIS field effect transistors gave a maximum extrinsic transconductance of 23 mS/mm for a gate length of 3 μm. The drain current drift saturated at 87.5% of the initial current, while reaching to within 1% of the saturated value after only 1×103. This is the first reported viable planar InP self‐aligned gate transistor process reported to date.
点击下载:
PDF
(288KB)
返 回