An efficient testing algorithm for interconnection circuits, including programmable switches and data links in wafer-scale reconfigurable arrays, is presented. Faulty programmable switches or data links are eliminated by finding fault-free paths in the switch grid obtained by isolating all computing units from the rest of a reconfigurable array. No internal test points are assumed. The algorithm is shown to achieve very high performance, even if cell yield is low.