With the advent of VLSI, many architectures have evolved for the viable implementation of hardware accelerators as a means of improving the performance of the CAD algorithms used in the design of VLSI circuits. These architectures, which include massively parallel machines, dataflow machines, vector processors etc., together with their application to CAD algorithms, are described in the paper.