The authors deal with an efficient high-speed packet switching fabric suitable for applications in future high speed networks. An advanced implementation architecture based on shared buffers at each input is studied. An important result is that the proposed switching fabric achieves optimum throughput-mean switching delay performance jointly with reduced buffering requirements and without having to resort to a faster switching fabric.