N-tuple nets are conceptually a highly parallel architecture. However, high-speed serial emulations ofN-tuple nets offer considerable advantages of flexibility and cost efficiency in applications requiring only moderate bandwidth. In the paper a software technique for designing dynamically evolvedN-tuple nets is described and the process whereby the designed structure can be progressively mapped into hardware to a level determined by the application requirements is illustrated.