The paper surveys and summarizes the major contributions to the theory and practice of testable logic design. The first part, dealing with the theoretical procedures, discusses the design of easily testable combinational, sequential and iterative networks, illustrating major techniques with common running examples, whereas the second part comments on the more practical aspects such as board layout, test point siting and other facilities for easing the problems associated with testing.