This paper reviews down-scaling limitations in CMOS devices, with a special emphasis on the possible application of ferroelectric materials. Ultimate limit in reduction of the thickness of gate oxide is found as the most important limitation. The possibility of replacing or enhancing the gate oxide by a ferroelectric material is critically considered in view of the desired properties of the silicon - to - gate insulator interface.