The moving-target detector digital radar processor is based on a bank of FIR Doppler filters for clutter rejection and pulse integration. The system requirements call for unconventional filter design methods. In the design trade-off, the choice of the number of bits to represent the weights plays an important role, since filtering performance can be significantly affected with less than 8-bit weights.