Digital frequency tripling circuit for third harmonic detection by lock‐in amplifiers
作者:
Seung‐Min Lee,
Sook‐Il Kwun,
期刊:
Review of Scientific Instruments
(AIP Available online 1994)
卷期:
Volume 65,
issue 4
页码: 971-973
ISSN:0034-6748
年代: 1994
DOI:10.1063/1.1144928
出版商: AIP
数据来源: AIP
摘要:
A new digital circuit for fast and stable frequency tripling was constructed. The frequency tripler covers the input frequency range from 0.1 Hz up to 5 kHz with a maximum phase shift less than 1 deg at the highest frequency. The tripler generates a stable signal synchronized to the input after just one input period. Since the circuit design is flexible, input frequency range and phase accuracy can be improved using faster integrated circuits.
点击下载:
PDF
(303KB)
返 回