A technique for locking the output phase of a frequency multiplier to its input is described. A sampling system is utilized in which a narrow phase‐stable pulse, generated at a zero crossing of the input signal, is used to sample the frequency multiplier output. By means of a feedback loop the phase angle of the input to the controlled frequency multiplier is adjusted to minimize multiplier output phase variations with respect to the sampling pulse.