High-speed single-board flexible hardware implementation of a wave digital filter
作者:
S.S.Lawson,
S.Terplan,
期刊:
IEE Proceedings G (Electronic Circuits and Systems)
(IET Available online 1984)
卷期:
Volume 131,
issue 1
页码: 17-23
年代: 1984
DOI:10.1049/ip-g-1.1984.0004
出版商: IEE
数据来源: IET
摘要:
The hardware implementation of a sixth-order wave digital filter on a single printed-circuit board has been described in the literature. In the present paper, a greatly improved hardware design is discussed. By including more parallelism into the architecture, sampling rates of over 500 kHz can be achieved for a fifthorder filter. With the aid of a microprocessor development system, the filter can be programmed for any order up to 15. Once programmed, the filter runs independently. An example is given, which illustrates the hardware performance with various coefficient wordlengths. Attention is also paid to the question of in-band noise.
点击下载:
PDF
(639KB)
返 回