AbstractTwo types of scanning systems usingN‐ary tree structures are proposed for high‐speed intelligent processing in an SIMD parallel processor. The scanning systems are constructed by connecting operating elements to each other with hierarchical bypasses or hierarchical and selective propagation paths. After evaluating their operating times, the amount of hardware, and LSI implementation, the following conclusions were reached: (1) the number of serially operating elements in the propagation path is onlyO(NlogNM); (2) enlarging theN‐value decreases the amount of hardware; (3) the selective‐type scanning system is twice as fast as the bypass‐type system although both require almost the same amount of hardware; and (4) a 42‐ary tree structure leads to a simple and dense