摘要:

It is shown that twop-valued functions may be multiplexed into a complex function which has a Chrestenson spectrum. Demultiplexing in the spectral domain is simple and lends itself to parallel processing. A particular form of symmetry of the Chrestenson spectrum allows one to take advantage of the increase in information density obtained by multiplexing.

DOI:10.1049/ip-e.1982.0041

出版商:IEE    

年代:1982

数据来源: IET

摘要:

The problems of conventional automotive wiring harnesses and how they can be minimised by multiplexing are discussed. The multiplexed wiring harness replaces the conventional harness with a cable bus carrying power and time-division multiplexed control signals to electronic modules that decode the control signals and activate power switches accordingly. An experimental multimicrocomputer multiplexing system is described. It has a centralised processing unit (CPU) and up to eight local processing units (LPU) interconnected to the cable bus. The electronic harness is controlled by the CPU which processes all inputs to the system and then transmits commands to the LPUs for control of each function of the electrical system. The CPU is located in close proximity to the dashboard and the majority of control inputs are directly wired into the CPU board. The LCUs are located in areas of high load density in the vehicle. Connections between the LPUs and the peripheral electrical equipment are made by small subharnesses, in most cases by a single fly lead. An LPU will only respond to a command signal from the CPU when the command address and its own address match. To eliminate the problem of spurious commands occurring owing to electrical interference, the CPU employs the repeated transmission method for communication. The switching channels have two commands associated with them: one to turn on and one to turn off. Following reception of these commands, there is a time slot available during which the LPU sends back to the CPU diagnostic information relating to the performance of the load controlled by the channel. The system incorporates a number of failsafe features to avoid potentially dangerous situations arising in the event of a CPU failure or damage occurring to the system.

DOI:10.1049/ip-e.1982.0042

出版商:IEE    

年代:1982

数据来源: IET

摘要:

The paper addresses the problems of detecting and correcting faults that may occur in arrays of processors used for image processing. The variety of useful hardware and software solutions is reviewed. It is shown that faults can be corrected efficiently by bypassing the faulty column of the array, and a novel technique is described which detects processor faults with a very modest increase in circuitry. The addition of a parity check on the memory is sufficient to give an effective and efficient detection and correction of all permanent and many transient faults. Additionally, the use of a full parity processor increases the proportion of transient faults detected.

DOI:10.1049/ip-e.1982.0043

出版商:IEE    

年代:1982

数据来源: IET

摘要:

It is now common practice in industrial applications of digital electronics for plant interface units to be geographically distributed and connected to a central point by a time-division multiplexed serial link. As in all such links, some means must be provided for each interface unit to send or accept data only in its allotted time, and the paper describes an arrangement which minimises the time consumed by this addressing function without sacrificing reliability in noisy environments. It entails the central station sending one bit of address information in each unit's time slot, in such a way that the currentn-bit address is formed by thenmost recently received address bits. Each unit can verify this process. The method is suitable for applications, in which many remote units are scanned sequentially to exchange data with a central station; for example, in datalogging.

DOI:10.1049/ip-e.1982.0044

出版商:IEE    

年代:1982

数据来源: IET

摘要:

Two different multi-output threshold-logic gate structures are considered and their information requirements compared. A method, based on a trial and error algorithm, is described which may be used to realise a logic function by each of these structures. The method is quite general and has been tested on a large number of functions. Some preliminary observations from these tests are presented.

DOI:10.1049/ip-e.1982.0045

出版商:IEE    

年代:1982

数据来源: IET